



LEIBNIZ-Konferenz

Industrielle Revolution 4.0 im historischen Kontext

Michael Raab

„Technologie der Mikroelektronik der Schlüssel für die digitale Revolution“

Dresden, 19.März 2015



19. Leibnizkonferenz

1MDRAM Speicherchip aus Dresden

*Bild 10: Der Dresdner Megabit-Speicherchip U61000, 1988;
Lithografie-Niveau 1 µm, Chip 5,1 mm mal 12,85 mm, ca. 2,2 Mio Bauelemente*

Chipfläche 65.5mm²



First full functional 1MDRAM

August 1988

Estimated number of produced parts in Dresden: 30kdice between Sept 1988 and 1990

Development without economical effect but



Technology 1MDRAM-1 μ m (1988) vs 32nm (2010)

Scaling by factor of ~30 in 22years, 10Tech Nodes in between

Si Substrate (125mm wafer)

16 mask layer (6 Implants)

1 Layer of Metal (Al/Si)

Poly Silicon Gate

MoSi Bitleitung

Gate Length: 1000nm

DRAM Cell Size = 32.4 μ m²

SOI Substrate (300mm wafer)

55 mask layer (20 Implants)

11 Layers of Metal (Cu)

HK Metal Gate


5th Gen Strained Silicon

Gate Length: 35nm



SRAM Cell Size = 0.258 μ m²




High Advanced Technologies in Dresden




- 8 technologies successfully developed through Joint Development Alliance and AMD/GLOBALFOUNDRIES collaboration
- All technologies run in high volume manufacturing
- 32nm and 28nm volume manufacturing at GLOBALFOUNDRIES
- **Further scaling in GLOBALFOUNDRIES-Dresden only with EU and Germany funding, support and focus**




"Intel Sees No End to Moore's Law"



From Bipolar to CMOS at highest performance




Staged Investment Aligned to Risks



Zusätzliche gezielte Förderungen können 20nm, 14nm in Europe ermöglichen


TSMC Revenue to change from 28nm → 20nm




3Q14 Revenue by Technology



10nm in 1H2016



28nm and below revenue



20nm Revenue (NT\$B)

28nm Revenue (NT\$B)

Don't stop development followed by production

INTELS 14nm Technology with 2nd-Generation FINFET





Figure 11: Air-Gapped Interconnects

Layer	Pitch (nm)	Scale Factor to [1]
Fin	42	0.70
Contacted Gate Pitch	70	0.78
Metal 0	56	N/A
Metal 1	70	0.78
Metal 2	52	0.65

Table 1: Layer Pitches


Self-Aligned Double Patterning, 0.0588 μ m² SRAM cell size

- ❑ 4th generation high-k metal gate, and 6th-generation strained silicon
- ❑ Idsat improvement of 15% for NMOS and 41% for PMOS over 22nm
- ❑ 42nm fin and 70nm contacted gate pitch Idsat are 1.04mA/ μ m at Vdd 0.7V
- ❑ Slopes are maintained at ~65mV/decade; DIBL is ~60mV/V and ~75 mV/V for NMOS and PMOS, respectively

IEDM2014



Halbleitermarkt: das Herz für komplexe Systeme




Sector Market Size in US\$



Interposer or TSV

Internationale Roadmap mit klaren System-Vorstellungen und 3D-Integration

**SoC auch mit Interposer oder TSV
nur gemeinsam mit Basistechnologie möglich**



Technology Summary enabling Industrial4.0

More Moore is now driven by
Low-Power Product

Smart System Integration
Challenge for Technology scaling

Semiconductor business enable
growing markets

Europe requires semiconductors to be
competitive in Future and Industry 4.0

Semiconductor Production in
Europe should be Industrial
demand

Dedicated Semiconductor
Founding required



**EU-Ziel: 20% Mikroelektronik Fertigung
in Europa bis 2020**

Notwendiger Schritt zur Umsetzung

**Investition einer neuen 300mm Linie
für 14...7nm Technologie in Europa**