

# Low Temperature Superconductor Electronics

H.-G. Meyer, Institute of Photonic Technology Albert Einstein Strasse 9 07745 Jena, Germany



# Outline

- Status of Semiconductor Technology
- Introduction to Superconductor Electronics
- Superconductor Electronics Technology
- Applications
- Conclusions

# Silicon is not so bad ...

## Pentium: ~ 100mm<sup>2</sup>×5µm active layer = 0.5mm<sup>3</sup>



## Mosquito's head ~ 0.5mm<sup>3</sup>?



## Computers are capable of ...

- wining chess with Gary Kasparov (Deeper Blue > 1,000×Pentium)
- Forecasting next day's weather
- calculating trajectory of Mars
- making my slides

# Moore's Law - Chip Complexity

Trends of the number of transistors on a single chip of recent high performance processors





4



## **Consequences of Scaling - Clock Frequency**





## Breakdown of Moore's Law for Clock Frequency

Trends of the clock frequency of recent high performance processors



Background slide from N. Yoshikawa



## **Power Density Will Increase**



Ref. Intel



## **Increase of Power Consumption**

Trends of the power consumption of single chips of recent high performance processors



Background slide from N. Yoshikawa



# Limit Technology - Lowest Barrier

#### Required:

low probability  $\pi$  of spontaneous thermal transitions between two wells (error probability)

$$\mathbf{\Pi}_{\texttt{classic}} = \exp\!\!\left(-\frac{\mathbf{E}_{\texttt{b}}}{\mathbf{k}_{\texttt{b}}\mathbf{T}}\right)$$

#### Limit:

$$\frac{1}{2} = \exp\left(-\frac{\mathbf{E}_{b}}{\mathbf{k}_{B}\mathbf{T}}\right) \rightarrow \mathbf{E}_{b} = \mathbf{k}_{B}\mathbf{T} \cdot \mathbf{ln2}$$

Double potential well: thermal escape





Ref. R. Cavin, V. Zhirnov, J. Hutchby & G. Burianoff, SCR

# Limit Technology - Heisenberg's Uncertainty Principle

 $\square$  Minimum size  $\mathbf{x}_{\min}$  of a switch (Heisenberg uncertainty principle):

$$\mathbf{x}_{\min} = \frac{\hbar}{\Delta p} = \frac{\hbar}{\sqrt{2m_e E_{bit}}} = \frac{\hbar}{\sqrt{2m_e k_B T \ln 2}} = 1.5 \text{nm} \quad (T = 300 \text{K})$$

**\square** Minimum size corresponds to a maximum integration density  $n_{max}$  of switches:

$$n_{max} = \frac{1}{x_{min}^2} = 4.7 \cdot 10^{13} \text{ switches/cm}^2 \text{ ITRS22nmnode: } 2.2 \cdot 10^9 / \text{ cm}^2$$

**D** Minimum switching time  $\tau_{\min}$  (Heisenberg uncertainty principle):

$$\tau_{\min} = \frac{\hbar}{\Delta E} = \frac{\hbar}{k_{B} T \ln 2} = 0.04 ps \text{ ITRS22nmnode: } 0.15 ps$$

Dever dissipation **P** of this limit technology:

$$P = \frac{n_{max} \cdot E_{bit}}{\tau_{min}} = 3.7 \cdot 10^{6} \text{ W/cm}^{2} \text{ ultimate!}$$
ITRS22nmnode: 100W/cm<sup>2</sup> practical

Ref. A. Jakubowski, A. Swit



# End of Story?

# Use Magnetic Flux Quanta Instead of Electrical Charges





\*) Single Flux Quantum

# **Single Flux Quantum Electronics**

## Basic building blocks of SFQ circuits

- □ Josephson Junction: basic switching device, generates single flux quanta
- □ Inductance
- Resistor

#### In contrast to CMOS

## In SFQ circuits inductances define the functionality.

The mode of operation depends on the wiring between the Josephson junctions.

#### Drawbacks

- □ Careful inductance calculation is required.
- □ Layout scaling is not possible.
- □ Storage of flux quanta is chip-area-consuming.

# **Important Attributes of SFQ Digital Circuits**

ipht jena

- Fast <u>and</u> low-power switching devices that generate identical single-flux-quantum data pulses.
- □ Loss-less superconducting wiring for power distribution.
- Latches that store a magnetic-flux quantum.
- Low loss, low dispersion integrated superconducting transmission lines that support "ballistic" data and clock transfer at the clock rate.
- Cryogenic operating temperatures that reduce thermal noise and enable low power operation.
- SFQ circuit fabrication that can leverage processing technology and computer-aided design (CAD) tools developed for the semiconductor industry.



SFQ circuits are built from superconducting loops and overdamped Josephson junctions

transfer: a single flux quantum is moved from one loop to another one via switching a Josephson junction

#### TRANSFER

decision: a clock signal drives a tow junction pair and forces one of them to switch

bias

current

storage: a large inductor allows to store the circulating current and traps the flux quantum

STORAGE

super-

conductor

super-

isolator

conductor

# Josephson Junction Characteristic Parameters



critical current density  $j_c = 1kA/cm^2$ critical current  $I_c = 250\mu A$ capacitance  $C_J = 1.25pF$ resistance R ~ 1  $\Omega$ parasitic inductance  $L_P = 1pH$ 





Josephson junction as a thin-film device. Cross section and top view.

## **Josephson Junction Dynamics**



# Superconductor Electronics Technology

## Main features of SFQ technology

- Works with metals rather than semiconductors
- Three superconducting layers
- Nb/AIAIO<sub>X</sub>/Nb trilayer for junctions with typically  $j_c=1 \text{ kA/cm}^2$
- $\square$  External shunt with typical sheet resistance of  $1\Omega/\square$



Layer	Thickness	Material
R2	50 nm	Au
M2	350 nm	Nb
12	150 nm	SiO
R1	80 nm	Мо
I1B	150 nm	SiO
I1A	70 nm	$Nb_2O_5$
T1	60 nm 12 nm 30 nm	Nb Al <sub>2</sub> O <sub>3</sub> Nb
M1	250 nm	Nb
I0B	200 nm	SiO
IOA	50 nm	Nb <sub>2</sub> O <sub>5</sub>
MO	200 nm	Nb

# **Scaling Down SFQ - Chip Performance**

Josephson Junction Size [µm]	Integrated Circuit Density [cells per cm <sup>2</sup> ]	Integration Level	SFQ Pulse Width [ps]	Maximum Clock Rate [GHz]	Minimum Power Dissipation [µW per cell]
3.5	10,000	LSI	4	10-40	0.03
1.5	30,000	VLSI	2	40-80	0.06
0.8	100,000	ULSI	1	70-130	0.1
0.4	1,000,000	SLSI	0.8(?)	100-200(?)	0.15(?)

Basic figures of merit for niobium trilayer SFQ circuits for different minimum feature sizes.



## Scaling down the SFQ - Technology



Shrinking superconductor electronics. Scaling the junction size down to 0.3 µm the clock speed of integrated circuits can be increased well-above 100 GHz.

Critical current density as a function of oxygen exposition; ultra-violet light-assisted oxidation allows to reach very low values of the critical current density (triangles).

**IPHT:** room temperature

# **SFQ Foundries**

	Japan		USA		EU
Institution	NEC		Hypres		IPHT
Process	SDP	ADP2	1000-1	4500-1	rsfq1d
Current Density [kA/cm <sup>2</sup> ]	2.5	10	1	4.5	1
Minimum Lateral JJ Dimension [µm]	2	1	3	1.5	3.5
Nb Layers	3	610	4	4	3
Complexity		23.5k		12k15k	5k

Manufacturing facilities for niobium-based digital superconducting electronic circuits on costumer request.



Schematic. The optimisation of parameters is very important for the correct function.





# **Standard Cell Library**



Josephson transmission line



Line Crossing



dc/SFQ converter



splitter



merger



#### SFQ/dc converter



#### toggle-FF

www.fluxonics-foundry.de



#### micro-strip line interconnects (MSL)



dc/SFQ-JTL-SFQ/dc circuit









## **Circular Shift Register**

#### www.fluxonics-foundry.de



## 512 bit memory

5,153 Josephson junctions

TECHNISCHE UNIVERSITÄT









# Fields of Application

SFQ is not a technology for everyday devices but can do well at the high-end.

- **High-speed computing**.
- **Telecommunication**.
- □ Imaging.
- □ Mixed signal.

## ıpht <mark>sena</mark>

# **SFQ in Telecommunication**



The Cryocooled X-band All-Digital Receiver (XADR) system demonstration with live XTAR satellite. Digital data including video were transmitted over satellite and received by HYPRES XADR system by directly digitizing X-band (7.6 GHz) satellite downlink signal with high sampling rate clock. The All Digital Receiver (ADR) chips comprise either a low-pass or band-pass single loop delta modulator with phase modulation–demodulation architecture together with digital in-phase and quadrature mixer and digital decimation filters.



Microphotograph of the low-pass ADR 1 cm<sup>2</sup> chip (Hypres Inc.) containing 12,000 Josephson junctions clocked at 29.44 GHz. In the Nyquist band of 10 MHz, this chip shows 75.7 dB signal-tonoise-and-distortion ratio (SINAD).

# SFQ Based Microprocessor Most complex circuit realised in 10 kA/cm<sup>2</sup> process by ISTEC Japan.



Photograph of the 8 bit serial microprocessor Core1γ (photo - courtesy of A. Fujimaki).

- □ 8 bit, bit-serial
- □ 1,000 MOPS at peak
- **D** 25 GHz bit-operation
- □ 4-stage pipelining
- □ 22,302 JJs
- □ 2.63A (6.5 mW)
- □ 128-bit inst. Cache
- 64-data cache
- □ 6.3×6.3 mm<sup>2</sup>
- **D** 8 mm die

Background slide from N. Yoshikawa



# Superconducting petaFLOP Computer





Design study of the system installation concept for petaflops computer. Enclosure for the superconducting processors is 1 m<sup>3</sup> white structure with cooling lines into the top (left hand side). Packaging concept showing 512 fully integrated multi-chip modules (right hand side).

NSA Study on Superconducting Technology Assessment, 2005



# Conclusion

- Silicon has still a lot of potential: Performance instead of speed!
- **SFQ** is a technology for high-end devices.
- □ Works well on lab level, foundries are the next step.
- Comparatively simple thin-film technology: only metals and insulators.
- High performance can be reached already at moderate feature sizes: submicron range.
- Cooling needed but is not an issue.
- SFQ opens new performance levels in high-speed computing, telecommunication, ADC, mixed signal.



# About SFQ

#### WHAT IS RSFQ CIRCUITRY?

Single Flux Quantum (SFQ) is the latest generation of superconductor circuits based on Josephson junction devices. It uses generation, storage, and transmission of identical single magnetic flux quantum pulses at rates approaching 1,000 GHz. Small asynchronous circuits have already been demonstrated at 770 GHz, and clocked SFQ circuits are expected to exceed 100 GHz.

#### JOSEPHSON JUNCTIONS

The Josephson junction (JJ) is the basic switching device in superconductor electronics. Josephson junctions operate in two different modes: switching from zero voltage to the voltage state and generating single flux quanta.

The early work, exemplified by the IBM and the Japanese Josephson computer projects of the 1970's and 1980's, exclusively used logic circuits where the junctions switch between superconducting and voltage states and require AC power. SFQ junctions generate single flux quantum pulses and revert to their initial superconducting condition. RSFQ circuits are DC powered.

## ıpht <mark>sena</mark>

